


Fig. 1








Fig. 3A



















Fig. 4A




END;


9/30 **ENTITY FXUCHK IS** S IN PORT(IN std ulogic; IN std_ulogic; Q IN $R^{T}IN$ IN std ulogic; 450 clock IN std_ulogic; OUT std_ulogic_vector(0 to 1); fails counts OUT std ulogic vector(0 to 2); OUT std ulogic vector(0 to 1); harvests); --!! BEGIN --!! Design Entity: FXU; 453 => B.C.S; --!! S_IN => A.Q; --!! Q_IN => A.Q; --!! R_IN => R; --!! CLOCK => clock; --!! End Inputs --!! Fail Outputs; --!! 0 : "Fail message for failure event 0"; --!! 1 : "Fail message for failure event 1"; --!! End Fail Outputs; 440 -451 --!! Count Outputs; --!! 0 : <event0 > clock; --!! 1 : <event1 > clock; --!! 2 : <event2 > clock; --!! End Count Outputs; --!! Harvest Outputs; --!! 0 : "Message for harvest event 0"; --!! 1 : "Message for harvest event 1"; --!! End Harvest Outputs; 457-**⟨** --!! End; ARCHITECTURE example of FXUCHK IS BEGIN ... HDL code for entity body section ...


Fig. 4C







12/30














Fig. 7




Fig. 8A Prior Art




Fig. 8B Prior Art

```
ENTITY FSM IS
    PORT(
            ....ports for entity fsm....
         );
    ARCHITECTURE FSM OF FSM IS
    BEGIN
            ... HDL code for FSM and rest of the entity ...
            fsm state(0 to 2) \leq = ... Signal 801 ...
     853 < --!! Embedded FSM : examplefsm;
     859 √ --!! clock
                            : (fsm_clock);
     8 5 4 --!! state_vector
                           : (fsm_state(0 to 2));
     855 --!! states
                            : (S0, S1, S2, S3, S4);
                                                                852
                                                                      ≻860
     --!! arcs
                            : (S0 = > S0, S0 = > S1, S0 = > S2,
                            (S1 = > S2, S1 = > S3, S2 = > S2,
                             (S2 = > S3, S3 = > S4, S4 = > S0);
     858 ← --!! End FSM;
    END;
```

Fig. 8C







Fig. 9








<instantiation identifier>.<design entity name>.<eventname> Fig. 10D





```
--!! Inputs
--!! event_1108_in <= C.[B2.count.event_1108];
--!! event_1124_in <= A.B.[B1.count.event_1124];
--!! End Inputs

1163
1165
1161
--!! event_1108];
--!! event_1124_in <= A.B.[B1.count.event_1124];
```

Fig. 11B

Fig. 11C



```
ENTITY X IS
   PORT(
      );
ARCHITECTURE example of X IS
BEGIN
 ... HDL code for X ...
                                      1220
END;
```

Fig. 12B





Fig. 13A



```
c1364
ENTITY OVR IS
      PORT(
                                     IN std ulogic vector(0 .. 4);
                 ... other ports as required ...
                                                                 1362
                                  OUT std_ulogic_vector(0 .. 4);
                                     OUT std_ulogic
             );
                                                 1363
--!! BEGIN
--!! Design Entity: FOO;
--!! Inputs (0 to 4)
--!! R_IN => {R(0 .. 4)};
                                                                               1340
... other ports as needed ...
                                                                  1351
--!!:
--!! Outputs

--!! <R_OVRRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];

--!! End Outputs
--!! End Inputs
--!! End
ARCHITECTURE example of OVR IS
BEGIN
      ... HDL code for entity body section ...
END;
```

Fig. 13C



```
ENTITY FOO IS
```

PORT();

ARCHITECTURE example of FOO IS

BEGIN

Fig. 13D